Hierarchical Speci cation and Veri cation of Architectural Design Patterns

نویسنده

  • Diego Marmsoler
چکیده

Architectural design patterns capture architectural design experience and provide abstract solutions to recurring architectural design problems. Their description is usually expressed informally and it is not veri ed whether the proposed speci cation indeed solves the original design problem. As a consequence, an architect cannot fully rely on the speci cation when implementing a pattern to solve a certain problem. To address this issue, we propose an approach for the speci cation and veri cation of architectural design patterns. Our approach is based on interactive theorem proving and leverages the hierarchical nature of patterns to foster reuse of veri cation results. The following paper presents FACTum, a methodology and corresponding speci cation techniques to support the formal speci cation of patterns. Moreover, it describes an algorithm to map a given FACTum speci cation to a corresponding Isabelle/HOL theory and shows its soundness. Finally, the paper demonstrates the approach by verifying versions of three widely used patterns: the singleton, the publisher-subscriber, and the blackboard pattern.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hierarchical Models of Synchronous Circuits

As industrial circuit designs become larger and more complex, the use of simulation as the sole means for veri cation of their correctness no longer su ces. One of the potential methods to complement simulation is formal veri cation, in which mathematical methods are applied to prove that desired properties hold of circuit models. In this thesis, we develop a mathematical model of synchronous s...

متن کامل

Sequential - System Factorization

The success of high-level synthesis methods in reducing design time and formal veri cation methods in reducing design errors in digital VLSI circuits have opened the way to system-level synthesis and veri cation. Derivation is a form of formal veri cation that deals with correct-by-construction reasoning. A set of equivalence preserving transformations are used to derive an implementation from ...

متن کامل

Formal Verification of Real time Software

The veri cation of functionality of the input output logic properties often composes the majority of software requirements analysis Automated theorem provers ATPs such as SRI s Prototype Veri cation System PVS have been successfully used in the formal veri cation of functional properties However such functional methods are not readily applicable to the veri cation of the real time software re q...

متن کامل

Verifying a smart design of TCAP a synergetic experience

An optimisation of the SS No. 7 Transport Capabilities Procedures is veri ed by specifying both the original and the optimised TCAP in CRL, generating transition systems for both using the CRL tool set, and checking weak bisimulation equivalence of the two using the C sar/Ald ebaran tool set, these steps being part of a iterative process of speci cation, re nement and veri cation. As a result, ...

متن کامل

Formal Speciication and Veriication of a Dataaow Processor Array

We describe the formal speci cation and veri cation of the VGI parallel DSP chip [1], which contains 64 compute processors with 30K gates in each processor. Our e ort coincided in time with the \informal" veri cation stage of the chip. By interacting with the designers, we produced an abstract but executable speci cation of the design which embodies the programmer's view of the system. Given th...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2018